an intermediate pinned diode placed between the photodiode and the sense node [5] [6] [7] , although other methods including storage gate [8] and sense node memory also exist [2] , [9] . The definition of the V-GS pixels could stretch to include digital storage [10] or external memory [11] , [12] , but by far, the most common storage implementation in this class of pixel is capacitors integrated into the pixel. These are typically implemented as MOS capacitors. Because the signal must be buffered for the storage in a V-GS sensor, the sense node (kT /C) reset noise dominates the pixel noise floor. This can be overcome by sampling the reset level within the pixel [13] , [14] in addition to the signal or by ac coupling the signal to a secondary sense node [15] .
Regardless of the memory type, GS pixels are generally larger than their rolling shutter (RS) counterparts as a consequence of their relative complexity. A back-illumination or backside-illuminated (BSI) technology has been successfully exploited by the leading edge of CMOS image sensors to improve the pixel performance while simultaneously decreasing the RS pixel pitches down to 0.9μm [16] . Thus far, the BSI technology has rarely been utilized by the GS image sensors invariably due to the design challenge of achieving acceptably low PLS. Without metal light shielding, it is difficult to adequately protect the storage node from degradation during the memory period.
As the pixel pitches have decreased, photodiode structures with higher Q SAT per unit area have been developed. Such pixels often utilize some form of in-depth storage to achieve this [17] [18] [19] . In this paper, a vertical photodiode is used to occupy a large proportion of the pixel volume, ensuring good sensitivity, PLS, and Q SAT while maintaining a small footprint near the frontside surface of the pixel. We will demonstrate that through the judicious sizing of sample capacitors, the electronic shielding of the storage nodes, and a circuit supporting differential PLS, it is possible to create a V-GS pixel that harnesses the advantages of BSI and retains an excellent PLS performance, even into the near-infrared spectrum.
Section II introduces the 10T pixel architecture, its operating modes, and the test chips used to generate the measurement data. The following sections will then cover the TCAD-based design optimization of the pixel and the PLS model using to predict PLS performance. Finally, the measured results from the test chips are presented.
II. 10T PIXEL ARCHITECTURE
The 10T pixel architecture displayed in Fig. 1 has been implemented at a 3.75-μm pixel pitch in a BSI imaging process (90-nm front-end-of-line and 65-nm back-end-of-line). It is based on a 4T-style pinned photodiode (PPD) frontend and capacitive storage elements. The capacitors are MOS devices augmented by metal-oxide-metal fringe capacitors.
Two test chips were fabricated, each containing a 1024×800 array of 10T pixels, one having a number of pixel variants exploring the pixel design space and the other having a homogeneous array. An annotated photomicrograph of the former is shown in Fig. 2 . The measured results in this paper were all obtained from these two devices.
The sense node is connected via a source follower amplifier to two parallel storage branches, each branch having a dedicated source follower readout. Arranging the dual storage elements in this way allows both storage nodes to be controlled and read independently of each other. Furthermore, the pixel is well-suited to expansion to a larger number of storage elements due to the parallel arrangement, although this number is limited to 2 in this paper. This flexibility comes at the cost of an additional two transistors over a sequential storage architecture [13] .
III. OPERATING MODES AND VIDEO TIMING
The dual memories in the pixel can be used in one of the two ways depending on the application. Either they can be used to capture two separate images or they can be used to acquire a single image with correlated double sampling (CDS) and improved PLS. 
A. Reset and Readout Sequences
The photodiode reset and the readout sequences are common to both operating modes. They are shown in Fig. 3 . The sampling sequence is specific to the operating mode; the relevant timing sequences are detailed in the following subsections.
At the beginning of the read sequence shown in Fig. 3(b) , the memories C 1 and C 2 contain the sampled voltage levels from the integration period. The CDS1 signals in the column readout circuitry are pulsed, and the C 1 and C 2 voltages are sampled by the bottom and top column readouts. Following the sampling of this signal, the S1 and S2 switches are enabled, and both output source follower gates are driven to a common reference voltage V REF . The reference voltage is generated by holding the sense node of the pixel in the reset state. The CDS2 signals are now pulsed, and the reference voltages are sampled by the column readout circuit. The first and second column samples are subtracted with an off-chip amplifier to produce the final signal.
B. Delta Reset Sampling Mode
The primary mode of the 10T pixel is to store two separate image signals in the pixel (see Fig. 4 ). This capability supports multiple applications. For motion detection or time-gated imaging, the interexposure period can be adjusted without constraints imposed by the readout time; for structured light depth mapping, the image can be captured with and without illumination to allow ambient cancellation. We demonstrate DRS enables the dual storage elements to capture two separate images. Without interframe readout, the intercapture period can be <5 µs. a high-dynamic-range (HDR) image capture using the dualimage capture mode in Section VI.
At the end of the integration period, the sense node is reset and the signal charge in the photodiode is transferred to the sense node. At this point, the signal voltage is buffered by the sense node source follower amplifier and can be sampled by either one of the sample capacitors, as demonstrated in Fig. 5 .
Because both pixel memories contain image signals in this mode, it is not possible to store the sense node black level and perform true CDS. Instead, delta-reset sampling (DRS) must be used, where the reset level is obtained after the signal. This has the drawback of introducing the sense node reset noise into the signal, because the signal sample noise is uncorrelated with the reset sample noise. Neglecting the noise of the output chain itself, the pixel noise in the output signal can be expressed as
where G is the source follower gain, C SN is the sense node capacitance, C SMP is the sample capacitance, and v snsf and v opsf are the sense node and output source follower rms voltage noise contributions, respectively. It is important to note that it is possible to reduce the noise floor by keeping the sense node reset gate enabled for the duration of the V REF generation. Doing so prevents an additional uncorrelated sense node sample from being taken, and the multiplicative factor of 2 attached to the (GkT/C SN ) term in (1) is removed. This increases pixel fixed pattern noise (FPN); however, in the absence of external FPN compensation, it is preferable to operate with the higher noise floor. The noise model is plotted for a variety of sense node capacitance values in Fig. 6 with the measured data from two pixel variants also included. Most immediately apparent is the strong dependence of the noise floor on the sense node capacitance. Although they introduce (kT /C) noise of their own, the sample capacitors do not have a significant influence on the total read noise, owing to their large size.
The dynamic range of the pixel based on the noise model is plotted in Fig. 7 . As suggested by the breakdown of noise contributions, varying the sample capacitance, C SMP around the chosen value of 16 fF shows a very small effect for C SN at 1 fF, and the dynamic range increases by less than 1 dB even when varying C SMP by a factor of 4. It is evident that in the dual-capture DRS operating mode, the value of C SMP does not play a major role in determining the noise floor or dynamic range.
C. Correlated Double Sampling Mode
The thermal noise of the sense node reset dominates the pixel read noise. If the two storage nodes are used to sample the pretransfer sense node reset voltage and the sense node signal voltage resulting from a single integration period, subtracting the two signals will cancel the sense node reset noise component. This will provide a substantial reduction in the pixel noise floor and an associated increase in the dynamic range compared with the DRS mode.
The signal sampling sequence is shown in Fig. 8 . The S2 signal is pulsed to store the sense node black level on the C 2 capacitor. The S1 signal is switched high at the same time to precharge the C 1 capacitor to the same voltage and to prevent from memory effects. The photocharge stored in the PPD is then transferred to the sense node when TG pulses. This is followed by the negative edge of the S1 control signal, which samples the resulting sense node voltage on the capacitor C 1 . In the version of the readout implemented in this paper, the light and black signals are subtracted from the common reference voltage, and the final post-CDS signal is obtained via off-chip digital subtraction. The noise floor of the post-CDS signal is given by
In this simplified model, there is no C SN term, and the noise floor is, therefore, independent of conversion gain (CG). However, if dark current shot noise is taken into account, a C SN dependence will be introduced. This could account for the slight underestimation of the noise floor compared with the measured results shown in Fig. 9 . As the noise floor in the first-order model is independent of C SN in the CDS mode, the dynamic range will be unaffected. Despite this, C SN will still have an impact on the image quality. DNR 20 dB is the dynamic range where SNR exceeds 20 dB, and is a better measure of usable dynamic range compared with the standard metric; Fig. 10 shows its strong dependence on C SN .
IV. PIXEL SIMULATION AND DESIGN
Because of the compact nature of the pixel implementation, TCAD simulations were used to support the design and optimization process. A model generated by 3-D front-end process simulation is shown in Fig. 11 . The 10 transistors are arranged in two groups with the remainder of the area on the frontside surface being occupied by the two sample capacitor gates. These are connected to the drains of the S1 and S2 transistors, which have been placed at the periphery of the pixel to minimize the incident light intensity and, therefore, PLS. The transfer gate is situated in the center of the pixel, with the photodiode directly beneath.
A cross section of the simulated vertical photodiode structure is shown in Fig. 12 . The charge storage is in a narrow vertical region, enabling a Q SAT in excess of 8 ke − to be achieved while occupying less than 8% of the available pixel surface area. A dual-fin photodiode design with parallel storage regions connected to a single charge collection region has also been tested and achieved 18 ke − with only a modest increase in the required area. The photodiode extends to cover almost the entire width of the pixel, achieving 90% coverage of the pixel area at 2 mum below the frontside surface. This serves not only to improve the quantum efficiency (QE) but also functions as the electronic shielding of the drain terminals connected to the sample gates. The electrostatic potential of the cross section of Fig. 12 is displayed as a 3-D surface plot in Fig. 13 , where the electronic shielding and the charge collection region can be seen.
As the photodiode possesses a vertical charge storage region, the width of the region instead of its depth is the most influential parameter in determining the depletion potential of the photodiode. This constrains the pixel layout and creates a tradeoff between Q SAT and depletion potential.
A transient simulation of the charge transfer operation from the photodiode to the sense node is shown in Fig. 14. The transfer gate has a very strong capacitive coupling to the sense node and provides a voltage boost in excess of 300 mV during the transfer phase. The sense node voltage initially rises due to the capacitive coupling with the transfer gate and then sharply falls as the collected charge is transported from the PPD to the sense node. On the negative edge of the transfer gate, the portion of the charge held under the transfer gate is injected into the sense node. An asymmetric potential barrier between the sense node and the photodiode on the negative edge of the transfer gate pulse permits the lower end of the sense node voltage range to reach below the diode depletion potential; this increases the voltage swing available at the sense node and mitigates the comparatively high depletion potential of the vertical photodiode compared with a planar design.
V. PARASITIC LIGHT SENSITIVITY MODEL
For any GS pixel, it is necessary to ensure that the integrity of the stored signal is not compromised during the memory period. Though integration times in applications using GS image sensors are typically very short (often below 100 μs), this is rarely the case for the memory period, which is usually of the order of ms.
There are several contributing factors to the 10T pixel's PLS performance: the ratio of C SMP to C SN , the electronic shielding of the memory node diffusions by the photodiode, and the small size of the diffusions connected to C 1 and C 2 . The two distinct operating modes of the 10T pixel have their own PLS characteristics. In the DRS mode, the PLS is given by the ratio of the memory node sensitivity to the photodiode sensitivity, termed "native PLS." If it is operating in the CDS mode, then it is referred to as "differential PLS." The native PLS can be modeled as
where α is the absorption coefficient of silicon for the wavelength of interest, A MEM is the cross-sectional area of the memory diffusion, A PD is the cross-sectional area of the photodiode, and z is the distance from the silicon surface. The predicted native PLS value is plotted in Fig. 16 alongside the measured data.
In the differential imaging mode, the parallel storage branches are conducive to creating well-matched storage nodes, since only the differential parasitic signal degrades the stored voltage. Due to the stochastic nature of incident light absorption, the parasitic signal cannot be fully canceled even if the two memory nodes are perfectly matched, however. The differential PLS in the 10T pixel can be modeled as
where P 0 is the incident optical power, t mem is the duration of the memory period, E ph is the energy of a photon at the chosen wavelength, and β is a nonideality factor. In any given frame, it is possible that the parasitic signal generated at each memory node is perfectly balanced, which would yield a PLS of infinity. The PLS model is, therefore, used to calculate the PLS at a distance β from the mean. From both (3) and (4), it is clear that unlike its effects on the dynamic range and pixel noise floor, C SMP has an important role in determining the PLS performance. The noise model predictions along with the measured results are plotted in Fig. 16 .
VI. RESULTS
The measured QE data in Fig. 15 show that the use of the vertical photodiode and microlens is successful in fill factor recovery, with a peak QE of over 60% at 500 nm.
The differential PLS was measured at less than 1 ×10 −4 for all wavelengths tested, even into the near-infrared region of the spectrum. The improvement in the PLS due to the differential storage of the CDS capture mode is even more evident at these longer wavelengths. The dual-capture mode of the 10T pixel can be exploited to expand the dynamic range of the captured information. By adjusting the ratio of the exposure times of the two images, it is possible to capture information from a much wider dynamic range than a single DRS-mode capture would allow. This allows GS HDR imaging to be performed.
The results of the HDR imaging mode are displayed in Fig. 17 . The final HDR image produced contains both the details in the high-light areas and low-light regions of the scene. Because of the very short interexposure time between the short and long exposures, there are no visible artifacts from the motion of the fan blade. Table I contains various measured performance figures.
VII. CONCLUSION AND OUTLOOK
It has been shown that it is possible for a BSI V-GS pixel to achieve a good performance and, in particular, excellent PLS without metal light shielding. Electronic shielding, sample capacitor size, and placement have been shown to provide sufficient protection for the memory node. The high-density vertical photodiode structure provides high QE with a low area footprint and doubles as effective electronic shielding. The dual-capture HDR imaging mode demonstrates the flexibility of the 10T pixel architecture.
Additional new imaging technologies besides backside illumination are applicable to GS pixels. The use of capacitive deep trench isolation [20] to create high-density storage capacitors would permit a substantial reduction in the pixel pitch without reducing the storage capacitance. Photoconductive film technologies are not ideally suited to the Q-GS pixels due to their inability to have zero-(kT /C) charge transfer, but they would instead be well-suited to the V-GS pixels. Similarly, chip-stacking is also expected to provide a new avenue for the reduction of pixel pitch and the expansion of functionality for the V-GS pixels.
